

FLIPPER: in Rad-Test Veritas



Monica Alderighi


Astro-Siesta, 20/01/2011

Introducing SRAM-FPGAs...




- FPGAs can be customized
 - Can be faster and more efficient than a "standard" processor
 - Provide a high density logic (over 1 million gates)
- FPGAs are reprogrammable
 - FPGA resources can be used for multiple instruments and missions
 - Errors in an FGA design can be repaired in orbit

SRAM-FPGAS Architecture



SRAM-FPGAs Configuration Bits




SRAM-FPGA Radiation Sensitivity




- Single Event Upset (SEU) from Heavy Ions and Protons
- SEU in SRAM-FPGAs affect
 - Flip-flops
 - User memory
 - Configuration memory and thus the logical function of the circuit as well


FPGA design



FPGA design - Routing Upset



FPGA design - Logical Upset



SRAM-FPGA SEU Sensitivity

- Heavy Ion cross section (Configuration Memory)
 - $\sigma_{\text{sat}} = 5.5 \cdot 10^{-8} \text{ cm}^2/\text{bit}$ (Virtex 2)
 - $\sigma_{\text{sat}} = 2.5 \cdot 10^{-7} \text{ cm}^2/\text{bit}$ (Virtex 4)
- Proton cross section (Configuration Memory)
 - $\sigma_{\text{sat}} = 3.8 \cdot 10^{-14} \text{ cm}^2/\text{bit}$ (Virtex 2)
 - $\sigma_{\text{sat}} = 4.5 \cdot 10^{-14} \text{ cm}^2/\text{bit}$ (Virtex 4)
- Estimated Upset Rate (L2 orbit)
 - Normal background **8/d**, Worst Day **1600/d** (XQR2V6000)
 - Normal background **13.46/d**, Worst Day **2908.48/d** (XC4VLX200)
- Design technique for SEU mitigation are essential

A few considerations



- Not all FPGA configuration upsets affect design behavior
- Only “sensitive” configuration bits will cause a design to fail when upset
- Dependent on design style (mitigation technique, density, etc)
- Tools to evaluate design SEU sensitivity are necessary

FLIPPER



- Fault Injection tool to study SEUs in SRAM-FPGAs
 - ESA/ESTEC contract 18559
 - Patent N. 1376923
- The fault model in FLIPPER is the bit-flip of configuration memory cells



Accelerator validation is needed!!!!



FLIPPER Boards



Sample design



- ESA benchmark design consisting of modules
 - FFT: Fourier Transform of a data matrix
 - MULT16_LUT: 2-stage 16x16 bit multiplier instantiated twice
 - MULT16_MULT18: 10-stage 16x16 bit multiplier instantiated twice (embedded)
 - FFmatrix: two identical copies of a shift register chain (480 bits each)
 - ROMff: two copies of a shift register (256 bit each); the former is loaded and holds the stored values, the latter reads the values stored by the former
- V1 and V2 hardened design variants
 - V1 is derived from the unprotected design by straightly applying the TMRtool.
 - V2 is more robust than V1... In V2 a dummy feedback path, controlled by a multiplexer, is inserted for each flip-flop (the TMRtool is forced to instantiate a voter for every flip-flop in the design)


FI campaign



- Accumulation mode
 - the altered bit is NOT restored before the successive injection is performed
 - mimics the irradiation exp
- Configuration memory bits are flipped according to a random list of memory locations
- About 1000 runs for each variant; predefined maximum number of inj. = 100000


FLIPPER@PSI

PSI, Switzerland, November 23, 2008



Irradiation experiment

DUT Device: XQR2V6000



Radiation Specifications⁽¹⁾

Table 3: Minimum Radiation Tolerances

Symbol	Description	Min	Max	Units
TID	Total Ionizing Dose Method 1019.5, Dose Rate ~50.0 rad(Si)/sec	200	-	krad(Si)
SEL	Single Event Latch-up Immunity Heavy Ion Linear Energy Transfer (LET)	160	-	(MeV-cm ² /mg)
SEFI	Single Event Functional Interrupt GEO 36,000km Typical Day		1.5E-6	Upsets/Device/Day

XQR2V6000 : device specification


Device static proton cross section (per bit)

$3 \cdot 10^{-14} \text{ cm}^2 @ 198 \text{ MeV}$


of configuration cells


19.742.976

- 180 MeV proton beam (nominal)
- average flux : $\sim 6.3 \cdot 10^7 \text{ cm}^{-2} \text{ s}^{-1}$
 - 1 CBU at most during test vector application
 - $CBU_{rate} : \sim 82 \text{ s}^{-1}$
- stimuli: ~ 28000 vectors@10 MHz
- total exposure time: ~ 8 hours
- Fluence: $\sim 2.2 \cdot 10^{12} \text{ p/cm}^{-2}$
- TID: < 140 krad
- ~ 600 samples for V2, ~ 400 samples for V1




FFmatrix







ROMff



Mult16_LUT




Mult16_Mult18



Design Failure Prediction

Design Level


FLIPPER




$$t \propto \frac{1}{CBU_{rate}} \cdot n_{inj}$$



Device Level



CBU_{rate}





Thank you!

http://cosy.iasf-milano.inaf.it/flipper_index.htm

Weibull







$$F(x; k, \lambda) = 1 - \exp\left(-\left(\frac{x}{\lambda}\right)^k\right)$$

$k > 0$ shape parameter
 $\lambda > 0$ scale parameter

$$\chi^2_{red} = \frac{1}{DOF} \sum_{k=1}^n \frac{(O_k - E_k)^2}{E_k}$$

Procedures

Injection



FLIPPER



- FLIPPER injects bit-flip faults within the FPGA configuration memory by means of partial re-configuration
- The system consists of a hardware platform and a software application running on a PC
- DUT device is an XQR2V6000 device hosted on a piggy-back board, stacked on the control board
- Test vectors and reference values for the functional test of implemented designs are imported by the software application from an external HDL simulator